contributor author | Panigrahy, Asisa Kumar | |
contributor author | Chen, Kuan-Neng | |
date accessioned | 2019-02-28T11:14:19Z | |
date available | 2019-02-28T11:14:19Z | |
date copyright | 3/2/2018 12:00:00 AM | |
date issued | 2018 | |
identifier issn | 1043-7398 | |
identifier other | ep_140_01_010801.pdf | |
identifier uri | http://yetl.yabesh.ir/yetl1/handle/yetl/4254169 | |
description abstract | Arguably, the integrated circuit (IC) industry has received robust scientific and technological attention due to the ultra-small and extremely fast transistors since past four decades that consents to Moore's law. The introduction of new interconnect materials as well as innovative architectures has aided for large-scale miniaturization of devices, but their contributions were limited. Thus, the focus has shifted toward the development of new integration approaches that reduce the interconnect delays which has been achieved successfully by three-dimensional integrated circuit (3D IC). At this juncture, semiconductor industries utilize Cu–Cu bonding as a key technique for 3D IC integration. This review paper focuses on the key role of low temperature Cu–Cu bonding, renaissance of the low temperature bonding, and current research trends to achieve low temperature Cu–Cu bonding for 3D IC and heterogeneous integration applications. | |
publisher | The American Society of Mechanical Engineers (ASME) | |
title | Low Temperature Cu–Cu Bonding Technology in Three-Dimensional Integration: An Extensive Review | |
type | Journal Paper | |
journal volume | 140 | |
journal issue | 1 | |
journal title | Journal of Electronic Packaging | |
identifier doi | 10.1115/1.4038392 | |
journal fristpage | 10801 | |
journal lastpage | 010801-11 | |
tree | Journal of Electronic Packaging:;2018:;volume( 140 ):;issue: 001 | |
contenttype | Fulltext | |