YaBeSH Engineering and Technology Library

    • Journals
    • PaperQuest
    • YSE Standards
    • YaBeSH
    • Login
    View Item 
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    • All Fields
    • Source Title
    • Year
    • Publisher
    • Title
    • Subject
    • Author
    • DOI
    • ISBN
    Advanced Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Archive

    Interactions Between Flip Chip Underfill and Solder Alloy

    Source: Journal of Electronic Packaging:;2010:;volume( 132 ):;issue: 003::page 31008
    Author:
    D. Blass
    ,
    P. Borgesen
    DOI: 10.1115/1.4002010
    Publisher: The American Society of Mechanical Engineers (ASME)
    Abstract: The effects of underfill selection on flip chip reliability were always a complex issue. Mechanical optimization of the underfill performance, achieved by the addition of appropriate fillers, is invariably a tradeoff between the adhesion and the coefficient of thermal expansion (CTE) and, thus, also between in-plane and out-of-plane stresses. Another critical concern is the degradation of the underfill in processing and/or long term exposure to operating temperatures and ambient humidity. This is strongly affected by the chemical compatibility with combinations of solder mask, chip passivation, and flux residues. The latter is believed to be responsible for our observation of interactions with the solder alloy, too. As for the effects of glass transition temperatures and CTE, we find materials that were close to optimum for eutectic SnPb to be very far from the best options for lead free joints. We report on two sets of systematic experiments. The first addressed the performance of combinations of underfills, no-clean fluxes, and solder alloys in a JEDEC level 3 moisture sensitivity test. The second one involved thermal shock testing of flip chip assemblies underfilled with one of five different materials after soldering with SnCu, SAC305, and SnPb.
    keyword(s): Alloys , Solders , Flip-chip , Testing , Temperature , Thermal shock , Cycles , Flip-chip assemblies , Delamination AND Masks ,
    • Download: (471.4Kb)
    • Show Full MetaData Hide Full MetaData
    • Get RIS
    • Item Order
    • Go To Publisher
    • Price: 5000 Rial
    • Statistics

      Interactions Between Flip Chip Underfill and Solder Alloy

    URI
    http://yetl.yabesh.ir/yetl1/handle/yetl/142950
    Collections
    • Journal of Electronic Packaging

    Show full item record

    contributor authorD. Blass
    contributor authorP. Borgesen
    date accessioned2017-05-09T00:37:13Z
    date available2017-05-09T00:37:13Z
    date copyrightSeptember, 2010
    date issued2010
    identifier issn1528-9044
    identifier otherJEPAE4-26306#031008_1.pdf
    identifier urihttp://yetl.yabesh.ir/yetl/handle/yetl/142950
    description abstractThe effects of underfill selection on flip chip reliability were always a complex issue. Mechanical optimization of the underfill performance, achieved by the addition of appropriate fillers, is invariably a tradeoff between the adhesion and the coefficient of thermal expansion (CTE) and, thus, also between in-plane and out-of-plane stresses. Another critical concern is the degradation of the underfill in processing and/or long term exposure to operating temperatures and ambient humidity. This is strongly affected by the chemical compatibility with combinations of solder mask, chip passivation, and flux residues. The latter is believed to be responsible for our observation of interactions with the solder alloy, too. As for the effects of glass transition temperatures and CTE, we find materials that were close to optimum for eutectic SnPb to be very far from the best options for lead free joints. We report on two sets of systematic experiments. The first addressed the performance of combinations of underfills, no-clean fluxes, and solder alloys in a JEDEC level 3 moisture sensitivity test. The second one involved thermal shock testing of flip chip assemblies underfilled with one of five different materials after soldering with SnCu, SAC305, and SnPb.
    publisherThe American Society of Mechanical Engineers (ASME)
    titleInteractions Between Flip Chip Underfill and Solder Alloy
    typeJournal Paper
    journal volume132
    journal issue3
    journal titleJournal of Electronic Packaging
    identifier doi10.1115/1.4002010
    journal fristpage31008
    identifier eissn1043-7398
    keywordsAlloys
    keywordsSolders
    keywordsFlip-chip
    keywordsTesting
    keywordsTemperature
    keywordsThermal shock
    keywordsCycles
    keywordsFlip-chip assemblies
    keywordsDelamination AND Masks
    treeJournal of Electronic Packaging:;2010:;volume( 132 ):;issue: 003
    contenttypeFulltext
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian
     
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian