YaBeSH Engineering and Technology Library

    • Journals
    • PaperQuest
    • YSE Standards
    • YaBeSH
    • Login
    View Item 
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    • All Fields
    • Source Title
    • Year
    • Publisher
    • Title
    • Subject
    • Author
    • DOI
    • ISBN
    Advanced Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Archive

    Void Formation Mechanism of Flip Chip in Package Using No-Flow Underfill

    Source: Journal of Electronic Packaging:;2009:;volume( 131 ):;issue: 003::page 31014
    Author:
    Sangil Lee
    ,
    M. J. Yim
    ,
    Daniel Baldwin
    DOI: 10.1115/1.3153369
    Publisher: The American Society of Mechanical Engineers (ASME)
    Abstract: This paper investigates the void formation mechanism induced by chemical interaction between eutectic solder (Sn63/Pb37) wetting and no-flow underfill material curing during flip chip in package assembly. During the process, low weight molecular components, such as fluxing agents and water molecules, could be induced by the chemical interaction between solder wetting and underfill curing when these components are heated to melt and cure, respectively. The low weight molecular components become volatile with exposure to temperatures above their boiling points; this was found to be the main source of the extensively formed underfill voiding. This mechanism of chemically and thermally induced voids was explained using void formation study, differential scanning calorimetry thermogram comparison, and gas chromatography and mass spectroscopy chemical composition identification on the suggested chemical reaction formula. This finding can enhance understanding of the mechanism that drives no-flow underfill voiding and can develop a void-free flip chip assembly process using no-flow underfill material for cost effective and high performance electronics packaging applications. Furthermore, this study provides the design guideline to develop an advanced no-flow underfill having high performance at high temperature range for the lead-free application.
    keyword(s): Flow (Dynamics) , Solders , Curing , Flip-chip , Mechanisms , Wetting (Surface science) , Temperature AND Manufacturing ,
    • Download: (1.116Mb)
    • Show Full MetaData Hide Full MetaData
    • Get RIS
    • Item Order
    • Go To Publisher
    • Price: 5000 Rial
    • Statistics

      Void Formation Mechanism of Flip Chip in Package Using No-Flow Underfill

    URI
    http://yetl.yabesh.ir/yetl1/handle/yetl/140294
    Collections
    • Journal of Electronic Packaging

    Show full item record

    contributor authorSangil Lee
    contributor authorM. J. Yim
    contributor authorDaniel Baldwin
    date accessioned2017-05-09T00:32:18Z
    date available2017-05-09T00:32:18Z
    date copyrightSeptember, 2009
    date issued2009
    identifier issn1528-9044
    identifier otherJEPAE4-26298#031014_1.pdf
    identifier urihttp://yetl.yabesh.ir/yetl/handle/yetl/140294
    description abstractThis paper investigates the void formation mechanism induced by chemical interaction between eutectic solder (Sn63/Pb37) wetting and no-flow underfill material curing during flip chip in package assembly. During the process, low weight molecular components, such as fluxing agents and water molecules, could be induced by the chemical interaction between solder wetting and underfill curing when these components are heated to melt and cure, respectively. The low weight molecular components become volatile with exposure to temperatures above their boiling points; this was found to be the main source of the extensively formed underfill voiding. This mechanism of chemically and thermally induced voids was explained using void formation study, differential scanning calorimetry thermogram comparison, and gas chromatography and mass spectroscopy chemical composition identification on the suggested chemical reaction formula. This finding can enhance understanding of the mechanism that drives no-flow underfill voiding and can develop a void-free flip chip assembly process using no-flow underfill material for cost effective and high performance electronics packaging applications. Furthermore, this study provides the design guideline to develop an advanced no-flow underfill having high performance at high temperature range for the lead-free application.
    publisherThe American Society of Mechanical Engineers (ASME)
    titleVoid Formation Mechanism of Flip Chip in Package Using No-Flow Underfill
    typeJournal Paper
    journal volume131
    journal issue3
    journal titleJournal of Electronic Packaging
    identifier doi10.1115/1.3153369
    journal fristpage31014
    identifier eissn1043-7398
    keywordsFlow (Dynamics)
    keywordsSolders
    keywordsCuring
    keywordsFlip-chip
    keywordsMechanisms
    keywordsWetting (Surface science)
    keywordsTemperature AND Manufacturing
    treeJournal of Electronic Packaging:;2009:;volume( 131 ):;issue: 003
    contenttypeFulltext
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian
     
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian