YaBeSH Engineering and Technology Library

    • Journals
    • PaperQuest
    • YSE Standards
    • YaBeSH
    • Login
    View Item 
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    • All Fields
    • Source Title
    • Year
    • Publisher
    • Title
    • Subject
    • Author
    • DOI
    • ISBN
    Advanced Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Archive

    Wiresweep Reduction via Direct Cavity Injection During Encapsulation of Stacked Chip-Scale Packages

    Source: Journal of Electronic Packaging:;2008:;volume( 130 ):;issue: 001::page 11011
    Author:
    Jason M. Brand
    ,
    Salvatore A. Ruggero
    ,
    Amip J. Shah
    DOI: 10.1115/1.2837561
    Publisher: The American Society of Mechanical Engineers (ASME)
    Abstract: As packaging continues to offer challenges with variable stacked die configurations of increasing complexity, traditional transfer mold encapsulation faces challenges in defining a robust process window. A major concern is the problem of “wiresweep,” wherein deformation of the wirebond during the mold process can potentially cause shortcircuiting. Several prior studies have focused on qualifying the effects of various wirebond and mold process parameters on package wiresweep, but most of these studies are restricted to single (discrete) die packages. This paper attempts to fill this gap of knowledge by experimenting with a variety of test vehicles with different stacking configurations. Specifically, the effects of varying loop height, stack height, and mold compound type are quantified in terms of maximum wiresweep. We find that loop height can have a considerable effect on wiresweep, with the maximum wiresweep being reduced by half (from around 6% to less than 3%) simply by reducing the loop height. Additionally, the study finds that for a given mold process, higher die stacks tend to increase wiresweep, although a threshold stack height exists beyond which further stacking can reduce wiresweep. Lastly, the data suggest that the choice of mold compound can adversely impact wiresweep, especially for test vehicles with traditionally high wiresweep. Having identified these trends, semianalytical models from the literature are used to investigate the cause behind these observations. The analysis suggests that the mold front velocity has the major root impact on package wiresweep. To validate this hypothesis, the series of tests conducted earlier is repeated for a compression mold process, which provides greater control over the mold front velocity. As predicted by the model, significant reduction in wiresweep is achieved. Thus, the compression mold process seems to offer the opportunity for reducing wiresweep without any compromise in the complexity of the die stack.
    keyword(s): Flow (Dynamics) , Wire , Cavities , Compression , Vehicles , Stress AND Pressure ,
    • Download: (555.0Kb)
    • Show Full MetaData Hide Full MetaData
    • Get RIS
    • Item Order
    • Go To Publisher
    • Price: 5000 Rial
    • Statistics

      Wiresweep Reduction via Direct Cavity Injection During Encapsulation of Stacked Chip-Scale Packages

    URI
    http://yetl.yabesh.ir/yetl1/handle/yetl/137790
    Collections
    • Journal of Electronic Packaging

    Show full item record

    contributor authorJason M. Brand
    contributor authorSalvatore A. Ruggero
    contributor authorAmip J. Shah
    date accessioned2017-05-09T00:27:39Z
    date available2017-05-09T00:27:39Z
    date copyrightMarch, 2008
    date issued2008
    identifier issn1528-9044
    identifier otherJEPAE4-26283#011011_1.pdf
    identifier urihttp://yetl.yabesh.ir/yetl/handle/yetl/137790
    description abstractAs packaging continues to offer challenges with variable stacked die configurations of increasing complexity, traditional transfer mold encapsulation faces challenges in defining a robust process window. A major concern is the problem of “wiresweep,” wherein deformation of the wirebond during the mold process can potentially cause shortcircuiting. Several prior studies have focused on qualifying the effects of various wirebond and mold process parameters on package wiresweep, but most of these studies are restricted to single (discrete) die packages. This paper attempts to fill this gap of knowledge by experimenting with a variety of test vehicles with different stacking configurations. Specifically, the effects of varying loop height, stack height, and mold compound type are quantified in terms of maximum wiresweep. We find that loop height can have a considerable effect on wiresweep, with the maximum wiresweep being reduced by half (from around 6% to less than 3%) simply by reducing the loop height. Additionally, the study finds that for a given mold process, higher die stacks tend to increase wiresweep, although a threshold stack height exists beyond which further stacking can reduce wiresweep. Lastly, the data suggest that the choice of mold compound can adversely impact wiresweep, especially for test vehicles with traditionally high wiresweep. Having identified these trends, semianalytical models from the literature are used to investigate the cause behind these observations. The analysis suggests that the mold front velocity has the major root impact on package wiresweep. To validate this hypothesis, the series of tests conducted earlier is repeated for a compression mold process, which provides greater control over the mold front velocity. As predicted by the model, significant reduction in wiresweep is achieved. Thus, the compression mold process seems to offer the opportunity for reducing wiresweep without any compromise in the complexity of the die stack.
    publisherThe American Society of Mechanical Engineers (ASME)
    titleWiresweep Reduction via Direct Cavity Injection During Encapsulation of Stacked Chip-Scale Packages
    typeJournal Paper
    journal volume130
    journal issue1
    journal titleJournal of Electronic Packaging
    identifier doi10.1115/1.2837561
    journal fristpage11011
    identifier eissn1043-7398
    keywordsFlow (Dynamics)
    keywordsWire
    keywordsCavities
    keywordsCompression
    keywordsVehicles
    keywordsStress AND Pressure
    treeJournal of Electronic Packaging:;2008:;volume( 130 ):;issue: 001
    contenttypeFulltext
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian
     
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian