YaBeSH Engineering and Technology Library

    • Journals
    • PaperQuest
    • YSE Standards
    • YaBeSH
    • Login
    View Item 
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    • All Fields
    • Source Title
    • Year
    • Publisher
    • Title
    • Subject
    • Author
    • DOI
    • ISBN
    Advanced Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Archive

    Design Optimization and Reliability of PWB Level Electronic Package

    Source: Journal of Electronic Packaging:;2007:;volume( 129 ):;issue: 001::page 9
    Author:
    Mohammad Masum Hossain
    ,
    Menberu Lulu
    ,
    Stefan Reh
    ,
    Sudhakar G. Jagarkal
    ,
    Dereje Agonafer
    DOI: 10.1115/1.2429704
    Publisher: The American Society of Mechanical Engineers (ASME)
    Abstract: As the electronic packaging industry develops technologies for fabrication of smaller, faster, economical and reliable products, thermal management and design play an important role. Temperature fluctuations caused by either power consumption or environmental changes, along with the resulting thermal expansion mismatch between the various packages materials result in deformation stresses in packages/assemblies especially in solder interconnects. Increased power dissipation and density in modern electronics system requires efficient and intelligent design and thermal management strategies to ensure the reliability of electronic products. In the past reliability issues related to optimization of electronic packages were dealt with by coupling analysis tools with optimization solvers. In this paper, ANSYS APDL code is used with a built-in optimization tool for optimization of electronic packages, and for improving the solder joint life and arriving at optimal design. It has been shown that, design optimization would enormously decrease the lead time. The finite element tool ANSYS is used to estimate the cycles to fatigue failure of solder joint of the package coupled with optimization module present in the solver for providing the details on determining optimal design parameters that affect the product reliability. Four model characteristics: printed wiring board (PWB) core in-plane Young’s modulus, PWB core in-plane coefficient of thermal expansion, PWB core thickness, and the standoff solder joint height are chosen as the optimization inputs (design variables) that ensure higher reliability and improved performance of the assembled product. The objective junction of the paper is to minimize average plastic work to improve the fatigue life of solder joints of the package. Subapproximation, design of experiment and central composite design based response surface modeling methodologies are used to study the effects of each design variables on the fatigue life.
    keyword(s): Design , Optimization , Solder joints , Response surface methodology , Printed circuit boards , Fatigue life AND Solders ,
    • Download: (889.8Kb)
    • Show Full MetaData Hide Full MetaData
    • Get RIS
    • Item Order
    • Go To Publisher
    • Price: 5000 Rial
    • Statistics

      Design Optimization and Reliability of PWB Level Electronic Package

    URI
    http://yetl.yabesh.ir/yetl1/handle/yetl/135580
    Collections
    • Journal of Electronic Packaging

    Show full item record

    contributor authorMohammad Masum Hossain
    contributor authorMenberu Lulu
    contributor authorStefan Reh
    contributor authorSudhakar G. Jagarkal
    contributor authorDereje Agonafer
    date accessioned2017-05-09T00:23:25Z
    date available2017-05-09T00:23:25Z
    date copyrightMarch, 2007
    date issued2007
    identifier issn1528-9044
    identifier otherJEPAE4-26272#9_1.pdf
    identifier urihttp://yetl.yabesh.ir/yetl/handle/yetl/135580
    description abstractAs the electronic packaging industry develops technologies for fabrication of smaller, faster, economical and reliable products, thermal management and design play an important role. Temperature fluctuations caused by either power consumption or environmental changes, along with the resulting thermal expansion mismatch between the various packages materials result in deformation stresses in packages/assemblies especially in solder interconnects. Increased power dissipation and density in modern electronics system requires efficient and intelligent design and thermal management strategies to ensure the reliability of electronic products. In the past reliability issues related to optimization of electronic packages were dealt with by coupling analysis tools with optimization solvers. In this paper, ANSYS APDL code is used with a built-in optimization tool for optimization of electronic packages, and for improving the solder joint life and arriving at optimal design. It has been shown that, design optimization would enormously decrease the lead time. The finite element tool ANSYS is used to estimate the cycles to fatigue failure of solder joint of the package coupled with optimization module present in the solver for providing the details on determining optimal design parameters that affect the product reliability. Four model characteristics: printed wiring board (PWB) core in-plane Young’s modulus, PWB core in-plane coefficient of thermal expansion, PWB core thickness, and the standoff solder joint height are chosen as the optimization inputs (design variables) that ensure higher reliability and improved performance of the assembled product. The objective junction of the paper is to minimize average plastic work to improve the fatigue life of solder joints of the package. Subapproximation, design of experiment and central composite design based response surface modeling methodologies are used to study the effects of each design variables on the fatigue life.
    publisherThe American Society of Mechanical Engineers (ASME)
    titleDesign Optimization and Reliability of PWB Level Electronic Package
    typeJournal Paper
    journal volume129
    journal issue1
    journal titleJournal of Electronic Packaging
    identifier doi10.1115/1.2429704
    journal fristpage9
    journal lastpage18
    identifier eissn1043-7398
    keywordsDesign
    keywordsOptimization
    keywordsSolder joints
    keywordsResponse surface methodology
    keywordsPrinted circuit boards
    keywordsFatigue life AND Solders
    treeJournal of Electronic Packaging:;2007:;volume( 129 ):;issue: 001
    contenttypeFulltext
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian
     
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian