On the Thermal Performance Characteristics of Three-Dimensional Multichip ModulesSource: Journal of Electronic Packaging:;2004:;volume( 126 ):;issue: 003::page 374DOI: 10.1115/1.1773198Publisher: The American Society of Mechanical Engineers (ASME)
Abstract: The study explores the thermal performance of three-dimensional (3-D), vertically stacked multi-chip modules (the so-called MCM-V) in natural convection through finite element (FE) modeling and experimental validation. A modified Infrared (IR) thermography-based thermal characterization (IRTTC) technique that integrates a 3-D heat conduction FE modeling and a two-phased IR thermography measurement process is proposed. In contrast to the conventional IRTTC technique (Chen et al. [1]), the technique can improve the resolution of the captured thermal images so as to attain better characterization of the chip junction temperature. The effectiveness of the proposed modified IRTTC technique is confirmed by means of the thermal test die (TTD) measurement. Furthermore, for facilitating subsequent parametric thermal design, a direct FE approach (DFEA) is also introduced. The DFEA simply incorporates existing empirical models for heat transfer (HT) coefficients to describe the surface heat transfer to the ambient through convection and radiation in the proposed heat conduction FE model. Through the modified IRTTC technique and the TTD measurement, the validity of the proposed FE modeling, including the proposed heat conduction FE model and the applied empirical models for HT coefficients, is verified. With the validated FE modeling, four different chip stacking structures of MCM-V packages, including the thick-die-attach, pyramid, cross and dummy-die types, are investigated. In addition, some essential design factors, affecting the thermal performance of the MCM-V, are also extensively explored through parametric FE study. Eventually, an extensive thermal design guideline is accordingly provided.
keyword(s): Temperature , Modeling , Junctions , Multi-chip modules , Heat conduction , Thermography , Heat , Manufacturing , Design , Finite element model AND Thermal characterization ,
|
Collections
Show full item record
contributor author | Wen-Hwa Chen | |
contributor author | ASME Fellow | |
contributor author | Hsien-Chie Cheng | |
contributor author | Chih-Han Lin | |
date accessioned | 2017-05-09T00:12:43Z | |
date available | 2017-05-09T00:12:43Z | |
date copyright | September, 2004 | |
date issued | 2004 | |
identifier issn | 1528-9044 | |
identifier other | JEPAE4-26235#374_1.pdf | |
identifier uri | http://yetl.yabesh.ir/yetl/handle/yetl/129859 | |
description abstract | The study explores the thermal performance of three-dimensional (3-D), vertically stacked multi-chip modules (the so-called MCM-V) in natural convection through finite element (FE) modeling and experimental validation. A modified Infrared (IR) thermography-based thermal characterization (IRTTC) technique that integrates a 3-D heat conduction FE modeling and a two-phased IR thermography measurement process is proposed. In contrast to the conventional IRTTC technique (Chen et al. [1]), the technique can improve the resolution of the captured thermal images so as to attain better characterization of the chip junction temperature. The effectiveness of the proposed modified IRTTC technique is confirmed by means of the thermal test die (TTD) measurement. Furthermore, for facilitating subsequent parametric thermal design, a direct FE approach (DFEA) is also introduced. The DFEA simply incorporates existing empirical models for heat transfer (HT) coefficients to describe the surface heat transfer to the ambient through convection and radiation in the proposed heat conduction FE model. Through the modified IRTTC technique and the TTD measurement, the validity of the proposed FE modeling, including the proposed heat conduction FE model and the applied empirical models for HT coefficients, is verified. With the validated FE modeling, four different chip stacking structures of MCM-V packages, including the thick-die-attach, pyramid, cross and dummy-die types, are investigated. In addition, some essential design factors, affecting the thermal performance of the MCM-V, are also extensively explored through parametric FE study. Eventually, an extensive thermal design guideline is accordingly provided. | |
publisher | The American Society of Mechanical Engineers (ASME) | |
title | On the Thermal Performance Characteristics of Three-Dimensional Multichip Modules | |
type | Journal Paper | |
journal volume | 126 | |
journal issue | 3 | |
journal title | Journal of Electronic Packaging | |
identifier doi | 10.1115/1.1773198 | |
journal fristpage | 374 | |
journal lastpage | 383 | |
identifier eissn | 1043-7398 | |
keywords | Temperature | |
keywords | Modeling | |
keywords | Junctions | |
keywords | Multi-chip modules | |
keywords | Heat conduction | |
keywords | Thermography | |
keywords | Heat | |
keywords | Manufacturing | |
keywords | Design | |
keywords | Finite element model AND Thermal characterization | |
tree | Journal of Electronic Packaging:;2004:;volume( 126 ):;issue: 003 | |
contenttype | Fulltext |