Fine Pitch Stencil Printing Process Modeling and OptimizationSource: Journal of Electronic Packaging:;1996:;volume( 118 ):;issue: 001::page 1DOI: 10.1115/1.2792121Publisher: The American Society of Mechanical Engineers (ASME)
Abstract: In this paper, we present a statistical-neural network modeling approach to process optimization of fine pitch stencil printing for solder paste deposition on pads of printed circuit boards (PCB). The overall objective was to determine the optimum settings of the design parameters that would result in minimum solder paste height variation for the new board designs with 20-mil, 25-mil, and 50-mil pitch pad patterns. As a first step, a Taguchi orthogonal array, L27, was designed to capture the main effects of the six important printing machinery parameters and the PCBs pad conditions. Some of their interactions were also included. Fifty-four experimental runs (two per setting) were conducted. These data were then used to construct neural network models relating the desired quality characteristics to the input design parameters. Our modular approach was used to select the appropriate architecture for these models. These models in conjunction with the gradient descent algorithm enabled us to determine the optimum settings for minimum solder paste height variation. Confirming experiments on the production line validated the optimum settings predicted by the model. In addition to the combination of all the three pad patterns, i.e., 20, 25, and 50 mil pitch pads, we also built neural network models for individual and dual combinations of the three pad patterns. The simulations indicate different optimum settings for different pad pattern combinations.
keyword(s): Modeling , Optimization , Printing , Solders , Design , Neural network models , Engineering simulation , Printed circuit boards , Algorithms , Machinery , Assembly lines , Gradients AND Networks ,
|
Collections
Show full item record
| contributor author | Y. Li | |
| contributor author | N. Nikmanesh | |
| contributor author | R. L. Mahajan | |
| date accessioned | 2017-05-08T23:49:50Z | |
| date available | 2017-05-08T23:49:50Z | |
| date copyright | March, 1996 | |
| date issued | 1996 | |
| identifier issn | 1528-9044 | |
| identifier other | JEPAE4-26153#1_1.pdf | |
| identifier uri | http://yetl.yabesh.ir/yetl/handle/yetl/116796 | |
| description abstract | In this paper, we present a statistical-neural network modeling approach to process optimization of fine pitch stencil printing for solder paste deposition on pads of printed circuit boards (PCB). The overall objective was to determine the optimum settings of the design parameters that would result in minimum solder paste height variation for the new board designs with 20-mil, 25-mil, and 50-mil pitch pad patterns. As a first step, a Taguchi orthogonal array, L27, was designed to capture the main effects of the six important printing machinery parameters and the PCBs pad conditions. Some of their interactions were also included. Fifty-four experimental runs (two per setting) were conducted. These data were then used to construct neural network models relating the desired quality characteristics to the input design parameters. Our modular approach was used to select the appropriate architecture for these models. These models in conjunction with the gradient descent algorithm enabled us to determine the optimum settings for minimum solder paste height variation. Confirming experiments on the production line validated the optimum settings predicted by the model. In addition to the combination of all the three pad patterns, i.e., 20, 25, and 50 mil pitch pads, we also built neural network models for individual and dual combinations of the three pad patterns. The simulations indicate different optimum settings for different pad pattern combinations. | |
| publisher | The American Society of Mechanical Engineers (ASME) | |
| title | Fine Pitch Stencil Printing Process Modeling and Optimization | |
| type | Journal Paper | |
| journal volume | 118 | |
| journal issue | 1 | |
| journal title | Journal of Electronic Packaging | |
| identifier doi | 10.1115/1.2792121 | |
| journal fristpage | 1 | |
| journal lastpage | 6 | |
| identifier eissn | 1043-7398 | |
| keywords | Modeling | |
| keywords | Optimization | |
| keywords | Printing | |
| keywords | Solders | |
| keywords | Design | |
| keywords | Neural network models | |
| keywords | Engineering simulation | |
| keywords | Printed circuit boards | |
| keywords | Algorithms | |
| keywords | Machinery | |
| keywords | Assembly lines | |
| keywords | Gradients AND Networks | |
| tree | Journal of Electronic Packaging:;1996:;volume( 118 ):;issue: 001 | |
| contenttype | Fulltext |