YaBeSH Engineering and Technology Library

    • Journals
    • PaperQuest
    • YSE Standards
    • YaBeSH
    • Login
    View Item 
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    • All Fields
    • Source Title
    • Year
    • Publisher
    • Title
    • Subject
    • Author
    • DOI
    • ISBN
    Advanced Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Archive

    Interfacial Shear and Peel Stresses in Multilayered Thin Stacks Subjected to Uniform Thermal Loading

    Source: Journal of Electronic Packaging:;1991:;volume( 113 ):;issue: 002::page 164
    Author:
    Yi-Hsin Pao
    ,
    Ellen Eisele
    DOI: 10.1115/1.2905382
    Publisher: The American Society of Mechanical Engineers (ASME)
    Abstract: An analytical approach has been developed to evaluate the interfacial shear and peel stresses in multilayered thin stacks subjected to uniform temperature variation. The approach, which is based on an extension of Suhir’s bimetal thermostat model, provides a system of coupled linear second order differential equations used in solving for the interfacial stresses. Once these stresses have been determined, the normal stress in each layer and the deflection of the stack can be readily obtained. Two numerical examples are used to demonstrate the capability of the approach. The first example deals with a five-layered symmetric double-shear solder joint. The results are compared to a nonsymmetric three-layered solder joint to study the effect of bending and the interactions of material properties. One of the interesting features observed is that the maximum interfacial shear stress does not necessarily occur at the edge. The other numerical example is a four-layered transistor stack mounted on a substrate. The structural behavior is analyzed, and the effect of geometric dimension is examined. The present approach is shown to provide more accurate results than those of others based on the same assumptions. In addition, applications of the approach to more general stack configurations are also discussed.
    keyword(s): Stress , Shear (Mechanics) , Solder joints , Transistors , Materials properties , Differential equations , Deflection , Temperature controls , Temperature AND Dimensions ,
    • Download: (1.289Mb)
    • Show Full MetaData Hide Full MetaData
    • Get RIS
    • Item Order
    • Go To Publisher
    • Price: 5000 Rial
    • Statistics

      Interfacial Shear and Peel Stresses in Multilayered Thin Stacks Subjected to Uniform Thermal Loading

    URI
    http://yetl.yabesh.ir/yetl1/handle/yetl/108400
    Collections
    • Journal of Electronic Packaging

    Show full item record

    contributor authorYi-Hsin Pao
    contributor authorEllen Eisele
    date accessioned2017-05-08T23:35:18Z
    date available2017-05-08T23:35:18Z
    date copyrightJune, 1991
    date issued1991
    identifier issn1528-9044
    identifier otherJEPAE4-26122#164_1.pdf
    identifier urihttp://yetl.yabesh.ir/yetl/handle/yetl/108400
    description abstractAn analytical approach has been developed to evaluate the interfacial shear and peel stresses in multilayered thin stacks subjected to uniform temperature variation. The approach, which is based on an extension of Suhir’s bimetal thermostat model, provides a system of coupled linear second order differential equations used in solving for the interfacial stresses. Once these stresses have been determined, the normal stress in each layer and the deflection of the stack can be readily obtained. Two numerical examples are used to demonstrate the capability of the approach. The first example deals with a five-layered symmetric double-shear solder joint. The results are compared to a nonsymmetric three-layered solder joint to study the effect of bending and the interactions of material properties. One of the interesting features observed is that the maximum interfacial shear stress does not necessarily occur at the edge. The other numerical example is a four-layered transistor stack mounted on a substrate. The structural behavior is analyzed, and the effect of geometric dimension is examined. The present approach is shown to provide more accurate results than those of others based on the same assumptions. In addition, applications of the approach to more general stack configurations are also discussed.
    publisherThe American Society of Mechanical Engineers (ASME)
    titleInterfacial Shear and Peel Stresses in Multilayered Thin Stacks Subjected to Uniform Thermal Loading
    typeJournal Paper
    journal volume113
    journal issue2
    journal titleJournal of Electronic Packaging
    identifier doi10.1115/1.2905382
    journal fristpage164
    journal lastpage172
    identifier eissn1043-7398
    keywordsStress
    keywordsShear (Mechanics)
    keywordsSolder joints
    keywordsTransistors
    keywordsMaterials properties
    keywordsDifferential equations
    keywordsDeflection
    keywordsTemperature controls
    keywordsTemperature AND Dimensions
    treeJournal of Electronic Packaging:;1991:;volume( 113 ):;issue: 002
    contenttypeFulltext
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian
     
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian