YaBeSH Engineering and Technology Library

    • Journals
    • PaperQuest
    • YSE Standards
    • YaBeSH
    • Login
    View Item 
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    •   YE&T Library
    • ASME
    • Journal of Electronic Packaging
    • View Item
    • All Fields
    • Source Title
    • Year
    • Publisher
    • Title
    • Subject
    • Author
    • DOI
    • ISBN
    Advanced Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Archive

    Stress Analyses of Flip TAB Interconnects in Multi-Chip Module Assembly

    Source: Journal of Electronic Packaging:;1991:;volume( 113 ):;issue: 003::page 226
    Author:
    Ben Nagaraj
    ,
    Mali Mahalingam
    DOI: 10.1115/1.2905399
    Publisher: The American Society of Mechanical Engineers (ASME)
    Abstract: Flip Tape Automated Bond (FTAB) interconnect is one of the leading candidates for device to substrate interconnection in a high performance Multi-Chip Module (MCM). The TAB interconnect becomes a structural member in the MCM assembly, bearing both “mechanical” and “thermal” loads. Further, to accomplish high thermal performance in the assembly, physical contact to the device may be made under substantial contact pressures. The device may be supported by elastic structures to redistribute the interconnect forces. Finite Element Methods (FEM) are used to analyze the structural behavior of TAB interconnects under (i) the applied mechanical load to the device and (ii) the thermal loads due to the heat dissipation in the device. Variation of the force components on the TAB interconnects and the maximum failure criterion based on the stresses in the interconnects are reported. Effect of the support area and the modulus of the supporting element on the interconnects are discussed. Generic design guidelines are presented for flip TAB interconnect based MCM assembly.
    keyword(s): Stress analysis (Engineering) AND Integrated circuits ,
    • Download: (1.374Mb)
    • Show Full MetaData Hide Full MetaData
    • Get RIS
    • Item Order
    • Go To Publisher
    • Price: 5000 Rial
    • Statistics

      Stress Analyses of Flip TAB Interconnects in Multi-Chip Module Assembly

    URI
    http://yetl.yabesh.ir/yetl1/handle/yetl/108371
    Collections
    • Journal of Electronic Packaging

    Show full item record

    contributor authorBen Nagaraj
    contributor authorMali Mahalingam
    date accessioned2017-05-08T23:35:13Z
    date available2017-05-08T23:35:13Z
    date copyrightSeptember, 1991
    date issued1991
    identifier issn1528-9044
    identifier otherJEPAE4-26123#226_1.pdf
    identifier urihttp://yetl.yabesh.ir/yetl/handle/yetl/108371
    description abstractFlip Tape Automated Bond (FTAB) interconnect is one of the leading candidates for device to substrate interconnection in a high performance Multi-Chip Module (MCM). The TAB interconnect becomes a structural member in the MCM assembly, bearing both “mechanical” and “thermal” loads. Further, to accomplish high thermal performance in the assembly, physical contact to the device may be made under substantial contact pressures. The device may be supported by elastic structures to redistribute the interconnect forces. Finite Element Methods (FEM) are used to analyze the structural behavior of TAB interconnects under (i) the applied mechanical load to the device and (ii) the thermal loads due to the heat dissipation in the device. Variation of the force components on the TAB interconnects and the maximum failure criterion based on the stresses in the interconnects are reported. Effect of the support area and the modulus of the supporting element on the interconnects are discussed. Generic design guidelines are presented for flip TAB interconnect based MCM assembly.
    publisherThe American Society of Mechanical Engineers (ASME)
    titleStress Analyses of Flip TAB Interconnects in Multi-Chip Module Assembly
    typeJournal Paper
    journal volume113
    journal issue3
    journal titleJournal of Electronic Packaging
    identifier doi10.1115/1.2905399
    journal fristpage226
    journal lastpage232
    identifier eissn1043-7398
    keywordsStress analysis (Engineering) AND Integrated circuits
    treeJournal of Electronic Packaging:;1991:;volume( 113 ):;issue: 003
    contenttypeFulltext
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian
     
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian