Optimal Design of Three-Dimensional Heat Flow Structures for Power Electronics Applications

Abstract

Design optimization of a three-dimensional (3D) heat flow structure for power electronics gate drive circuit thermal management is described. Optimization methods are described in the creation of several structural concepts targeted toward simultaneous temperature reduction of multiple gate drive integrated circuit (IC) devices. Each heat flow path concept is intended for seamless integration based on power electronics packaging space constraints, while maintaining required electrical isolation. The design synthesis and fabrication of a select concept prototype is presented along with the development of an experimental test bench for thermal performance characterization. Experimental results indicate a significant 45 ∘C maximum temperature reduction for the gate drive IC devices in a laboratory environment, which translates to an estimated 41 °C maximum temperature reduction under high temperature (∼100 °C) ambient conditions. The technical approach and design strategy are applicable to future wide band-gap (WBG) electronics packaging applications, where enhanced 3D thermal routing is expected to be critical to maximizing volumetric power density.