Show simple item record

contributor authorChu-Hsuan Sha
contributor authorChin C. Lee
date accessioned2017-05-09T00:43:10Z
date available2017-05-09T00:43:10Z
date copyrightSeptember, 2011
date issued2011
identifier issn1528-9044
identifier otherJEPAE4-26316#031012_1.pdf
identifier urihttp://yetl.yabesh.ir/yetl/handle/yetl/145793
description abstractFormation of pure silver (Ag) flip-chip interconnect of silicon (Si) chips on copper (Cu) substrates is reported. Arrays of Ag columns, each 36 μm in height and 40 μm in diameter, are fabricated on 2-in. Si wafers which are first coated with chromium (Cr)/gold (Au) dual layers. The Si wafers are diced into 6 mm × 6 mm chips, each having 50 × 50 Ag columns. The Si chip with Ag columns is directly bonded to Cu substrate at 260 °C in 80 mTorr vacuum to inhibit oxidation. The static bonding pressure is as low as 680 psi (4.69 MPa), corresponding to a load of 0.021 oz (0.60 g) per column. During bonding, the Ag columns deform and conform to the Cu substrate. They are well bonded to the Cu. No molten phase is involved in the bonding process. The joints consist of pure Ag only. The ductile Ag joints are able to accommodate the thermal expansion mismatch between Si and Cu. It is well known that in nearly all soldering processes used in electronic industries, intermetallic compound (IMC) formation is essential to make a solder joint. In the pure Ag interconnect, no IMCs exist. Thus, reliability issues associated with IMCs are eliminated. Compared to tin-based lead-free solders, pure Ag joints have superior electrical and thermal properties.
publisherThe American Society of Mechanical Engineers (ASME)
title40 μm Silver Flip-Chip Interconnect Technology With Solid-State Bonding
typeJournal Paper
journal volume133
journal issue3
journal titleJournal of Electronic Packaging
identifier doi10.1115/1.4004660
journal fristpage31012
identifier eissn1043-7398
keywordsSilver
keywordsBonding
keywordsSilicon chips
keywordsFlip-chip
keywordsPressure
keywordsStress
keywordsVacuum
keywordsLead-free solders
keywordsSilicon AND Solder joints
treeJournal of Electronic Packaging:;2011:;volume( 133 ):;issue: 003
contenttypeFulltext


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record