Show simple item record

contributor authorWen-Ren Jong
contributor authorHsin-Chun Tsai
contributor authorHsiu-Tao Chang
contributor authorShu-Hui Peng
date accessioned2017-05-09T00:27:37Z
date available2017-05-09T00:27:37Z
date copyrightMarch, 2008
date issued2008
identifier issn1528-9044
identifier otherJEPAE4-26283#011001_1.pdf
identifier urihttp://yetl.yabesh.ir/yetl/handle/yetl/137779
description abstractIn this study, the effects of the temperature cyclic loading on three lead-free solder joints of 96.5Sn–3.5Ag, 95.5Sn–3.8Ag-0.7Cu, and 95.5Sn–3.9Ag-0.6Cu bumped wafer level chip scale package (WLCSP) on printed circuit board assemblies are investigated by Taguchi method. The orthogonal arrays of L16 is applied to examine the shear strain effects of solder joints under five temperature loading parameters of the temperature ramp rate, the high and low temperature dwells, and the dwell time of both high and low temperatures by means of three simulated analyses of creep, plastic, and plastic-creep behavior on the WLCSP assemblies. It is found that the temperature dwell is the most significant factor on the effects of shear strain range from these analyses. The effect of high temperature dwell on the shear strain range is larger than that of low temperature dwell in creep analysis, while the effect of high temperature dwell on the shear strain range is smaller than that of low temperature dwell in both plastic and plastic-creep analyses.
publisherThe American Society of Mechanical Engineers (ASME)
titleThe Effects of Temperature Cyclic Loading on Lead-Free Solder Joints of Wafer Level Chip Scale Package by Taguchi Method
typeJournal Paper
journal volume130
journal issue1
journal titleJournal of Electronic Packaging
identifier doi10.1115/1.2837508
journal fristpage11001
identifier eissn1043-7398
keywordsCreep
keywordsTemperature
keywordsShear (Mechanics)
keywordsLead-free solders
keywordsSolder joints
keywordsTaguchi methods
keywordsSemiconductor wafers
keywordsLow temperature
keywordsHigh temperature
keywordsTemperature effects AND Solders
treeJournal of Electronic Packaging:;2008:;volume( 130 ):;issue: 001
contenttypeFulltext


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record