• Login
    View Item 
    •   DSpace Home
    • ASME
    • Journal of Electronic Packaging
    • View Item
    •   DSpace Home
    • ASME
    • Journal of Electronic Packaging
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Recent Advances and Trends in Fan-Out Wafer/Panel-Level Packaging

    Thumbnail
    View/Open
    ep_141_04_040801.pdf (26.22Mb)
    Date
    2019
    Author
    Lau, John H.
    Metadata
    Show full item record
    Abstract
    The recent advances and trends in fan-out wafer/panel-level packaging (FOW/PLP) are presented in this study. Emphasis is placed on: (A) the package formations such as (a) chip first and die face-up, (b) chip first and die face-down, and (c) chip last or redistribution layer (RDL)-first; (B) the RDL fabrications such as (a) organic RDLs, (b) inorganic RDLs, (c) hybrid RDLs, and (d) laser direct imaging (LDI)/printed circuit board (PCB) Cu platting and etching RDLs; (C) warpage; (D) thermal performance; (E) the temporary wafer versus panel carriers; and (F) the reliability of packages on PCBs subjected to thermal cycling condition. Some opportunities for FOW/PLP will be presented.
    URI
    http://yetl.yabesh.ir/yetl1/handle/yetl/4259123
    Collections
    • Journal of Electronic Packaging

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    @mire NV
     

     

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    @mire NV