• Login
    View Item 
    •   DSpace Home
    • ASME
    • Journal of Electronic Packaging
    • View Item
    •   DSpace Home
    • ASME
    • Journal of Electronic Packaging
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Prediction of Electromigration Critical Current Density in Passivated Arbitrary-Configuration Interconnect

    Thumbnail
    View/Open
    ep_141_02_021008.pdf (1.178Mb)
    Date
    2019
    Author
    Kimura, Yasuhiro
    Saka, Masumi
    Metadata
    Show full item record
    Abstract
    A critical current density, a criterion of electromigration (EM) resistance in interconnects, above which EM damages initiate has been studied to minimize EM damages of interconnects. In general, the assessment of a critical current density is confined to straight interconnect called as Blech specimen, although the critical current density is sensitive to structural characteristic. This work proposes a procedure of predicting a critical current density for any arbitrary-configuration interconnect by using the analogy between atomic density and electrical potential. In the models of straight and barrel interconnects as the typical solder bumps in modern flip-chip technology, the critical current density is predicted through calculating electrical potential by proposed formulation and simulation based on the finite element analysis (FEA). The critical current density for straight interconnect obtained by experiment leads to numerically calculate the critical electrical potential, which is independent of interconnect configuration. The critical potential corresponds to the critical atomic density, below which the accumulation of atoms allows. The calculated critical electrical potential determines a critical current density for arbitrary-configuration interconnect including current crowding effect. This finding can predict a critical current density for actual arbitrary-configuration model and provide an insight for the applying to the packaging design such as ball grid array and C4 flip-chip solder bumps.
    URI
    http://yetl.yabesh.ir/yetl1/handle/yetl/4258604
    Collections
    • Journal of Electronic Packaging

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    @mire NV
     

     

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    @mire NV