Design Factors With Realistic I/O Distributions

Abstract

This paper explores some design factors, including wireability, of packages in which the number of I/O per module to be interconnected varies widely. This is of interest because it is common for memory card designs and for work station and personal computer printed circuit designs. Memory cards often have a few relatively high pin count control logic modules supporting many low pin count array modules. Work station and personal computer cards often use low density “glue” logic modules with a few microprocessor modules and their high function supports. Printed circuit cost and performance factors are examined by example. Differences between area array and perimeter escape components and leverage possibilities of multi-chip modules are examined. A background tutorial on wireability analysis is given. The algorithm used was developed by Wadie Mikhail several years ago. Analyses are based on the length of wire paths available in a given design, the length of wire needed and the utilizations of the available paths. Utilization guidelines are suggested. Alternative wireability algorithms are identified and briefly discussed. Although the examples are given for cases of modules on cards, the methodologies and general conclusions are valid at other packaging levels; for example, for chips on multi-chip modules.