YaBeSH Engineering and Technology Library

    • Journals
    • PaperQuest
    • YSE Standards
    • YaBeSH
    • Login
    Search 
    •   YE&T Library
    • Search
    •   YE&T Library
    • Search
    • All Fields
    • Source Title
    • Year
    • Publisher
    • Title
    • Subject
    • Author
    • DOI
    • ISBN
    Advanced Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Search

    Show Advanced FiltersHide Advanced Filters

    Filters

    Use filters to refine the search results.

    Now showing items 1-1 of 1

    • Relevance
    • Title Asc
    • Title Desc
    • Year Asc
    • Year Desc
    • 5
    • 10
    • 20
    • 40
    • 60
    • 80
    • 100
  • Export
    • CSV
    • RIS
    • Sort Options:
    • Relevance
    • Title Asc
    • Title Desc
    • Issue Date Asc
    • Issue Date Desc
    • Results Per Page:
    • 5
    • 10
    • 20
    • 40
    • 60
    • 80
    • 100

    Optimal Chip Layout on a Printed Circuit Board Using Design Sensitivity Analysis of Subdomain Configuration 

    Source: Journal of Electronic Packaging:;1995:;volume( 117 ):;issue: 004:;page 275
    Author(s): Seo Jin Joo; Byung Man Kwak
    Publisher: The American Society of Mechanical Engineers (ASME)
    Abstract: A chip layout problem is formulated as a new class of shape optimal design called a subdomain optimization, where the chips correspond to subdomains whose configuration and location are to be ...
    Request PDF
    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian
     

    Author

    Publisher

    Year

    Type

    Content Type

    Publication Title

    DSpace software copyright © 2002-2015  DuraSpace
    نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
    yabeshDSpacePersian