Show simple item record

dc.contributor.authorPanigrahy, Asisa Kumar
dc.contributor.authorChen, Kuan-Neng
dc.date.accessioned2019-02-28T11:14:19Z
dc.date.available2019-02-28T11:14:19Z
dc.date.copyright3/2/2018 12:00:00 AM
dc.date.issued2018
dc.identifier.issn1043-7398
dc.identifier.otherep_140_01_010801.pdf
dc.identifier.urihttp://yetl.yabesh.ir/yetl1/handle/yetl/4254169
dc.description.abstractArguably, the integrated circuit (IC) industry has received robust scientific and technological attention due to the ultra-small and extremely fast transistors since past four decades that consents to Moore's law. The introduction of new interconnect materials as well as innovative architectures has aided for large-scale miniaturization of devices, but their contributions were limited. Thus, the focus has shifted toward the development of new integration approaches that reduce the interconnect delays which has been achieved successfully by three-dimensional integrated circuit (3D IC). At this juncture, semiconductor industries utilize Cu–Cu bonding as a key technique for 3D IC integration. This review paper focuses on the key role of low temperature Cu–Cu bonding, renaissance of the low temperature bonding, and current research trends to achieve low temperature Cu–Cu bonding for 3D IC and heterogeneous integration applications.
dc.publisherThe American Society of Mechanical Engineers (ASME)
dc.titleLow Temperature Cu–Cu Bonding Technology in Three-Dimensional Integration: An Extensive Review
dc.typeJournal Paper
dc.journal.volume140
dc.journal.issue1
dc.journal.titleJournal of Electronic Packaging
dc.identifier.doi10.1115/1.4038392
dc.journal.fristpage10801
dc.journal.lastpage010801-11
dc.treeJournal of Electronic Packaging:;2018:;volume( 140 ):;issue: 001
dc.contenttypeFulltext


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record