Show simple item record

dc.contributor.authorWen-Ren Jong
dc.contributor.authorHsin-Chun Tsai
dc.contributor.authorHsiu-Tao Chang
dc.contributor.authorShu-Hui Peng
dc.date.accessioned2017-05-09T00:27:37Z
dc.date.available2017-05-09T00:27:37Z
dc.date.copyrightMarch, 2008
dc.date.issued2008
dc.identifier.issn1528-9044
dc.identifier.otherJEPAE4-26283#011001_1.pdf
dc.identifier.urihttp://yetl.yabesh.ir/yetl/handle/yetl/137779
dc.description.abstractIn this study, the effects of the temperature cyclic loading on three lead-free solder joints of 96.5Sn–3.5Ag, 95.5Sn–3.8Ag-0.7Cu, and 95.5Sn–3.9Ag-0.6Cu bumped wafer level chip scale package (WLCSP) on printed circuit board assemblies are investigated by Taguchi method. The orthogonal arrays of L16 is applied to examine the shear strain effects of solder joints under five temperature loading parameters of the temperature ramp rate, the high and low temperature dwells, and the dwell time of both high and low temperatures by means of three simulated analyses of creep, plastic, and plastic-creep behavior on the WLCSP assemblies. It is found that the temperature dwell is the most significant factor on the effects of shear strain range from these analyses. The effect of high temperature dwell on the shear strain range is larger than that of low temperature dwell in creep analysis, while the effect of high temperature dwell on the shear strain range is smaller than that of low temperature dwell in both plastic and plastic-creep analyses.
dc.publisherThe American Society of Mechanical Engineers (ASME)
dc.titleThe Effects of Temperature Cyclic Loading on Lead-Free Solder Joints of Wafer Level Chip Scale Package by Taguchi Method
dc.typeJournal Paper
dc.journal.volume130
dc.journal.issue1
dc.journal.titleJournal of Electronic Packaging
dc.identifier.doi10.1115/1.2837508
dc.journal.fristpage11001
dc.identifier.eissn1043-7398
dc.keywordsCreep
dc.keywordsTemperature
dc.keywordsShear (Mechanics)
dc.keywordsLead-free solders
dc.keywordsSolder joints
dc.keywordsTaguchi methods
dc.keywordsSemiconductor wafers
dc.keywordsLow temperature
dc.keywordsHigh temperature
dc.keywordsTemperature effects AND Solders
dc.treeJournal of Electronic Packaging:;2008:;volume( 130 ):;issue: 001
dc.contenttypeFulltext


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record