• Login
    View Item 
    •   DSpace Home
    • ASME
    • Journal of Electronic Packaging
    • View Item
    •   DSpace Home
    • ASME
    • Journal of Electronic Packaging
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    On-Wafer Capacitors Under Mechanical Stress

    Thumbnail
    View/Open
    JEPAE4-26276#287_1.pdf (106.8Kb)
    Date
    2007
    Author
    Päivi H. Karjalainen
    Pekka Heino
    Metadata
    Show full item record
    Abstract
    New packaging materials make it possible to produce flexible system in package (SIP) and system on package (SOP) modules. However, in these the integrated circuits are exposed to increased mechanical stresses. The stresses may become even more severe when thinned chips are used. The effect of mechanical stress on the characteristics of on-wafer capacitors was studied. The mechanical stress increased clearly the resonance frequency of poly-insulator-poly capacitors, but caused only minor impedance changes for metal-insulator-metal capacitors. No fatal stress-induced phenomenon was found and the on-wafer capacitors should also operate correctly in SIP and SOP modules. The test chips were processed with two different complementary metal oxide semiconductor processes and the tested on-wafer capacitors had values of 4.8–47pF.
    URI
    http://yetl.yabesh.ir/yetl/handle/yetl/135551
    Collections
    • Journal of Electronic Packaging

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    @mire NV
     

     

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    @mire NV