Show simple item record

contributor authorSakait Jain
contributor authorHae Chang Gea
date accessioned2017-05-08T23:49:50Z
date available2017-05-08T23:49:50Z
date copyrightMarch, 1996
date issued1996
identifier issn1528-9044
identifier otherJEPAE4-26153#11_1.pdf
identifier urihttp://yetl.yabesh.ir/yetl/handle/yetl/116798
description abstractThis paper presents an approach to find the optimal design layout of chips on a circuit board in a manner that minimizes the area covered on the board and the connections between the various chips. In addition, there are no major heat sources next to each other and certain physical constraints are satisfied while finding a layout design. In this approach, the whole circuit board area is divided into a finite number of cells for mapping it into a Genetic Algorithm (GA) chromosome. The mutation and crossover operators have been modified and are applied in conjunction with connectivity analysis for the chips to reduce the creation of a lot of faulty generations. Examples of GA based chip layout are presented to show how each of the objectives are attained separately followed by examples to arrive at layouts using multiple objectives.
publisherThe American Society of Mechanical Engineers (ASME)
titlePCB Layout Design Using a Genetic Algorithm
typeJournal Paper
journal volume118
journal issue1
journal titleJournal of Electronic Packaging
identifier doi10.1115/1.2792119
journal fristpage11
journal lastpage15
identifier eissn1043-7398
keywordsDesign
keywordsGenetic algorithms
keywordsCircuits AND Heat
treeJournal of Electronic Packaging:;1996:;volume( 118 ):;issue: 001
contenttypeFulltext


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record